


“Prototype of Digital Clock Synchronizer for the CEAT building using PICmicro MCU”

A Project Study
Presented to the Faculty of
College of Engineering, Architecture and Technology
De La Salle University – Dasmariñas
Dasmariñas, Cavite



In Partial Fulfillment
Of the Requirements for the degree
Bachelor of Science
Major in Electronics and Communications Engineering

Lazo, Sherwin Michael A.
Lontoc, Opher Kristian S.
Pasicolan, John Cesar C.

February 2008

Table of Contents

TITLE PAGE	i
APPROVAL SHEET	ii
ACKNOWLEDGEMENT	iii
TABLE OF CONTENTS	v
LIST OF FIGURES AND TABLE	viii
LIST OF APPENDICES	ix
ABSTRACT	x
Chapter 1	
The Problem and its Background	
Introduction.....	1
Background of the Study.....	2
Conceptual Framework.....	3
Statement of the Problem.....	4
Scope and Limitation of the Study.....	5
Significance of the Study.....	6
Definition of Terms.....	7

Chapter 2

Review of Related Literature and Studies

Conceptual Literature.....	10
Related Studies.....	11
Synthesis.....	12

Chapter 3

Research Methodology and Procedure

Research Method.....	14
Research Instruments and Techniques.....	14
Project Design and Development.....	16
Material Description.....	20
Evaluation and Testing Procedure.....	22

Chapter 4

Data and Results

Project Description.....	24
The Hardware.....	25
The Software.....	28
Flowchart and Program.....	28
Synchronization Results.....	58

Chapter 5

Summary, Conclusion and Recommendation.....59

Appendices.....60



List of Figures and Table

Figure 1.1: The Research Paradigm.....	4
Figure 3.1: Circuit diagram of MCU based 7-segment display.....	17
Figure 3.2: Circuit Diagram of MCU based 7-segment display with multiplexed display.....	17
Figure 3.3: Digital Clock Synchronizer Circuit Diagram.....	18
Figure 3.4: PCB layout.....	19
Figure 3.5: Test point of Interrupt / send data.....	23
Figure 4.1: The hardware with clocks running.....	24
Figure 4.2: Digital Clock Synchronizer.....	25
Figure 4.3: Data pulses sent by the MCU to the Shift Register.....	26
Figure 4.4: Waveform during Stand – Alone mode.....	27
Figure 4.5: Synchronization data waveform.	27
<i>Figure 4.6:</i> Flow chart process of the whole program.....	29
Figure 4.7: Display of 12:00, Return value & Checking of (set button) & Push Button.....	30
Figure 4.8: Stand Alone Mode.....	38
Figure 4.9: Sending of Data & Stand Alone Clock.....	46
<i>Figure 4.10:</i> Receiving of Data.....	52
Table 4.1: Time Synchronization of Master Clock.....	58

LIST OF APPENDICES

Appendix A

PIC16F84A.....	60
MC74H596HC.....	62
MPS4126.....	66

Appendix B

Pictures.....	67
---------------	----

Appendix C

Program List.....	74
-------------------	----

Appendix D

Certificates.....	113
-------------------	-----

Appendix E

Gantt chart.....	115
------------------	-----

Appendix F

Curriculum Vitae.....	117
-----------------------	-----

ABSTRACT

Name of Institution: De La Salle University – Dasmariñas

Title: Prototype of Digital Clock Synchronizer for the CEAT Building using PICmicro MCU.

Proponents: Sherwin Michael A. Lazo

Opher Kristian S. Lontoc

John Cesar C. Pasicolan

Funding Source: Parents and Proponents own

Date started: July 2007

Date finished: February 2008

Degree: Bachelor of Science in Electronics and Communications Engineering

This paper presents the adaptation and design of a digital clock capable of synchronization. It is entitled “**Prototype of Digital Clock Synchronizer for the CEAT Building using PICmicro MCU**”. The study is a prototype that displays the time on multiple floors. This paper shall cover the process of development, its features, its limitations and capabilities. However, it does not include a thorough explanation on the theory and design, rather more on application and modification of already working models.