

# **PSoC Based Electrical Parameter Demonstration Tester for LM741C Operational Amplifier**

A Thesis Presented to the Faculty of Computer Engineering  
College of Engineering, Architecture and Technology  
De La Salle University – Dasmariñas  
Dasmariñas, City

In Partial Fulfillment of the Requirements for the Degree of  
Bachelor of Science in Computer Engineering

by

**Jonh Patrick D. De Guzman**  
**Jhenledee G. Hernandez**  
**Alvin Jay S. Ocbina**

October 2014

## ABSTRACT

This study is focused on the existing training module tester for electrical parameter of LM741C incorporating on Cypress Programmable System on Chip (PSoC) and software on a Computer. This module was modified as demonstration tester used by instructors for an easier ways on teaching basic electrical parameters of an operational amplifier specifically LM741C. This demonstration tester is intended for instructors teaching basics of testing operational amplifier for students who are normally taking Electronics and Communications Engineering (ECE). This module can also be used to check if the Device under Test (DuT) is in good or bad condition. With this, students can determine if the LM741C is applicable for practical use while learning the basics testing of electrical parameters of an operational amplifier. The demonstration tester could give an overview on how the industry tests the electrical parameters of chips and also on how it provide one application of the Cypress PSoC.

## TABLE OF CONTENTS

	<b>Page</b>
<b>TITLE PAGE</b> .....	i
<b>APPROVAL PAGE</b> .....	ii
<b>ACKNOWLEDGEMENT</b> .....	iii
<b>ABSTRACT</b> .....	v
<b>TABLE OF CONTENTS</b> .....	vi
<b>LIST OF TABLES</b> .....	ix
<b>LIST OF FIGURES</b> .....	x
<b>LIST OF EQUATIONS</b> .....	xi
<b>Chapter 1 THE PROBLEM AND ITS BACKGROUND</b>	
1.1 Introduction.....	1
1.2 Background of the Study.....	2
1.3 Statement of the Problem.....	3
1.4 Conceptual Framework.....	4
1.5 Significance of the Study.....	5
1.6 Scope and Limitations.....	5
1.7 Definition of Terms.....	6
<b>Chapter 2 REVIEW OF RELATED LITERATURE</b>	
2.1 Foreign and Local Literature.....	8
2.1.1 Operational Amplifier.....	8
2.1.2 Programmable System-on-Chip.....	9
2.1.3 Visual Basic .NET.....	12
2.1.4 Electrical Parameters of an Operational Amplifier.....	13
2.2 Foreign Studies.....	16
2.2.1 Digital IC Tester.....	16
2.2.2 Transistor Tester.....	17
2.3 Local Studies.....	18
2.3.1 Development of an Electrical Testing Training Module for LM741C.....	18

2.3.2 PC-Based Training Module for Digital Electronics .....	18
2.3.3 Improvised Basic Logic Circuit Analyzer .....	19
2.4 Relevance of the Study .....	19

### **Chapter 3 RESEARCH METHODOLOGY**

3.1 Methodological Concept.....	21
3.2 Research Methods/ Design .....	22
3.3 Data Gathering Procedures .....	22
3.3.1 Research.....	22
3.3.2 Interview and Consultation .....	22
3.3.3 Prototype Designing .....	23
3.3.3.1 Main Circuit.....	23
3.3.3.2 Relay Circuit .....	27
3.3.3.3Automation Components .....	30
3.3.4 Testing .....	31
3.4 Research Instrument.....	32
3.5 System Block Diagram .....	33
3.6 System Flow Chart.....	34
3.7 Test Methods .....	35
3.7.1 Simulation Test .....	35
3.7.2 Theoretical Test.....	42
3.7.3 Interface Test .....	45
3.8 System Design .....	52

### **Chapter 4 RESEARCH FINDINGS**

4.1 Testing and Evaluation .....	54
4.2 Automated PSoC Based Electrical Parameter Tester for LM741C Operational Amplifier System.....	55
4.3 Data and Results.....	57
4.3.1 Simulation Test Results .....	57
4.3.2 Manual and Interface Test .....	56
4.3.3 Sample of Defective IC Testing.....	71
4.3.4 Test Results from Previous Defective Circuit .....	74

### **Chapter 5 SUMMARY, CONCLUSION AND RECOMMENDATION**

5.1 Summary.....	77
5.2 Conclusion .....	78
5.3 Recommendation.....	79

<b>REFERENCES .....</b>	<b>80</b>
-------------------------	-----------

## APPENDICES

Appendix A	Gantt Chart.....	82
Appendix B	Visual Basic .NET Source Code .....	83
Appendix C	PSoC Source Code .....	93
Appendix D	PCB Design Layout.....	100
Appendix E	Photo Documentation.....	102
Appendix F	Costing .....	105
Appendix G	Data Sheet.....	106
Appendix H	Letters .....	141
Appendix I	Curriculum Vitae .....	147



## LIST OF TABLES

	<b>Page</b>
<b>Table 4.1</b>	Simulation Test .....57
<b>Table 4.2</b>	Continuity Test Using Manual Testing (Working) .....57
<b>Table 4.3</b>	Continuity Test Using Interface Testing (Working) .....58
<b>Table 4.4</b>	Percentage Error of Continuity Test .....58
<b>Table 4.5</b>	Input Offset Voltage Test using Manual Testing (Working).....59
<b>Table 4.6</b>	Input Offset Voltage Test Interface Manual Testing (Working) .....60
<b>Table 4.7</b>	Percentage Error of Input Offset Voltage .....61
<b>Table 4.8</b>	Input Bias Current Test using Manual Testing (Working) .....61
<b>Table 4.9</b>	Input Bias Current Test Interface Manual Testing (Working).....62
<b>Table 4.10</b>	Percentage Error of Input Bias Current .....63
<b>Table 4.11</b>	Power Supply Rejection Ratio using Manual Testing (Working).....64
<b>Table 4.12</b>	Power Supply Rejection Ratio using Interface Testing (Working).....65
<b>Table 4.13</b>	Percentage Error of Power Supply Rejection Ratio .....66
<b>Table 4.14</b>	Common Mode Rejection Ratio using Manual Testing (Working) .....66
<b>Table 4.15</b>	Common Mode Rejection Ratio using Interface Testing (Working) .....67
<b>Table 4.16</b>	Percentage Error of Common Mode Rejection Ratio.....68
<b>Table 4.17</b>	Gain using Manual Testing (Working).....69
<b>Table 4.18</b>	Gain using Interface Testing (Working).....70
<b>Table 4.19</b>	Percentage Error of Gain Test.....71
<b>Table 4.20</b>	Continuity Test using Manual Testing (Defective) .....71
<b>Table 4.21</b>	Input Offset Voltage Test using Manual Testing (Defective) .....71
<b>Table 4.22</b>	Input Offset Voltage Test using Interfaced Testing (Defective).....72
<b>Table 4.23</b>	Continuity Test using Manual Testing (Over Voltage) .....72
<b>Table 4.24</b>	Continuity Test using Interface Testing (Over Voltage) .....73
<b>Table 4.25</b>	Input Offset Voltage using Manual Testing (Over Voltage) .....73
<b>Table 4.26</b>	Input Offset Voltage using Interface Testing (Over Voltage) .....73
<b>Table 4.27</b>	Input Offset Voltage using Manual Testing (Defective Circuit) .....74
<b>Table 4.28</b>	Input Bias Current using Manual Testing (Defective Circuit).....74
<b>Table 4.29</b>	Common Mode Rejection Ratio in Manual Testing(Defective Circuit).....75
<b>Table 4.30</b>	Power Supply Rejection Ratio in Manual Testing (Defective Circuit).....75
<b>Table 4.31</b>	Gain using Manual Testing (Defective Circuit).....76

## LIST OF FIGURES

	<b>Page</b>
<b>Figure 1.1</b> Conceptual Framework of the Study .....	4
<b>Figure 2.1</b> LM741C Op-Amp .....	9
<b>Figure 2.2</b> PSoC Structure .....	11
<b>Figure 3.1</b> Prototyping Model.....	21
<b>Figure 3.2</b> Resistor .....	23
<b>Figure 3.3</b> Capacitor .....	24
<b>Figure 3.4</b> OP 27 .....	24
<b>Figure 3.5</b> LM741C.....	25
<b>Figure 3.6</b> PCB.....	26
<b>Figure 3.7</b> Pin Headers .....	26
<b>Figure 3.8</b> IC Socket.....	27
<b>Figure 3.9</b> JZC-20f Relay .....	28
<b>Figure 3.10</b> Rectifier Diode .....	28
<b>Figure 3.11</b> TIP 120 Transistor.....	29
<b>Figure 3.12</b> Connectors .....	29
<b>Figure 3.13</b> PSoC 5LP Development Kit .....	30
<b>Figure 3.14</b> Serial Port Connector.....	31
<b>Figure 3.15</b> System Block Diagram .....	33
<b>Figure 3.16</b> System Flow Chart .....	34
<b>Figure 3.17</b> Schematic for Continuity Test .....	36
<b>Figure 3.18</b> Schematic for Input Offset Voltage.....	37
<b>Figure 3.19</b> Schematic for Input Bias Current.....	38
<b>Figure 3.20</b> Schematic for Common Mode Rejection Ratio .....	39
<b>Figure 3.21</b> Schematic for Power Supply Rejection Ratio.....	40
<b>Figure 3.22</b> Schematic for Gain Test .....	41
<b>Figure 3.23</b> GUI for PSoC Based .....	45
<b>Figure 3.24</b> GUI for Continuity Test.....	46
<b>Figure 3.25</b> GUI for Input Offset Voltage.....	47
<b>Figure 3.26</b> GUI for Input Bias Current .....	48
<b>Figure 3.27</b> GUI for PSRR .....	49
<b>Figure 3.28</b> GUI for CMRR .....	50
<b>Figure 3.29</b> GUI for Gain Test.....	51
<b>Figure 3.30</b> System Design.....	52
<b>Figure 4.1</b> Hardware Part of the System .....	55
<b>Figure 4.2</b> Sample Output of the System in GUI.....	56
<b>Figure 4.3</b> Graph of Input Offset Voltage (Manual) Test of 5 Op-Amps .....	59
<b>Figure 4.4</b> Graph of Input Offset Voltage (Automated) Test of 5 Op-Amps .....	60
<b>Figure 4.5</b> Graph of Input Bias Current (Manual) Test of 5 Op-Amps .....	62
<b>Figure 4.6</b> Graph of Input Bias Current (Automated) Test of 5 Op-Amps .....	63
<b>Figure 4.7</b> Graph of PSRR (Manual) Test of 5 Op-Amps.....	64
<b>Figure 4.8</b> Graph of PSRR (Automated) Test of 5 Op-Amps .....	65
<b>Figure 4.9</b> Graph of CMRR (Manual) Test of 5 Op-Amps .....	67

<b>Figure 4.10</b>	Graph of CMRR (Automated) Test of 5 Op-Amps.....	68
<b>Figure 4.11</b>	Graph of Gain (Manual) Test of 5 Op-Amps.....	69
<b>Figure 4.12</b>	Graph of Gain (Automated) Test of 5 Op-Amps .....	70

## LIST OF EQUATIONS

	Page
<b>Equation 2.1</b> Output Voltage using Differential Voltage.....	13
<b>Equation 2.2</b> CMRR.....	14
<b>Equation 2.3</b> Output Voltage using Differential Gain .....	14
<b>Equation 2.4</b> Output Voltage for Input Offset Voltage.....	15
<b>Equation 2.5</b> Input Bias Current .....	15
<b>Equation 2.6</b> PSRR in Theoretical Test .....	16
<b>Equation 2.7</b> Gain in Theoretical Test .....	16
<b>Equation 3.1</b> Positive Input Bias Current.....	42
<b>Equation 3.2</b> Negative Input Bias Current .....	43
<b>Equation 3.3</b> Total Input Bias Current .....	43
<b>Equation 3.4</b> Power Supply Rejection Ratio .....	43
<b>Equation 3.5</b> Common Mode Rejection Ratio.....	44
<b>Equation 3.6</b> Gain Test.....	44

